ICARC Fox Hunt Transmitter Presentation by KC0JFQ

KC0JFQ: William Robison

April 2, 2025

ICARC FOX Transmitter 102-73181-10 Latest (probably the last) Fox Transmitter Design

http://www.icarc.org/icarc_foxhunt.htm http://n952.ooguy.com/HamRDF/index.html http://n952.ooguy.com/eagle/index.html

Job: fox present 8

File: fox present 8.tex



Table of Contents



Presentation Plan

Low Pass Filter

RF Amplifier

RF Synthesis

Control

RF Amplifiers

Secret Content



Presentation Plan



Let us work backward through the design


 $\textit{RFAmp} \leftarrow \textit{FrequencySynthesizer} \leftarrow \textit{Control}$

Probably easier to understand that way...

Low Pass Filter



Low Pass Filter



Located on the motherboard!

Chebyshev or Elliptic

6M (50MHz) 2M (144MHz) 70cM (440MHz)

Band change means soldering!

Inductors can be hand wound...






RF Amplifier Selection



RF Amplifier Selection

Power Level Bandwidth Implementation








RF Synthesis



Frequency Synthesizer Selection

Component life Support Tools Bandwidth



Control Section



Control System Selection



Raspberry PI

ARM

SOC processor (**ZiLOG zNEO**)

PIC processor (low cost)






ZiLOG zNEO



Control System: ZiLOG ZNEO



Hardware

FRAM and Flash

TOY clock

RF Daughterboard

Simple Serial Port

External Radio Control








Control System: Power

Hardware

Power Conditioning Power Monitor






Communications



Control System: Serial Ports

Hardware


Host Communications Local Communications



TOY Clock



Control System: **Time Of Year clock**



Hardware

DS1672 clock

Backup Battery


Maintenance circuit from big battery






Control System: Audio

Code Generator Simple square wave





Modulation Control Varactor on crystal






Control System: Modulation

Hardware

Varactors change crystal load




Amplifier: MMIC



RF Amplifier: MMIC

Hardware

Simple MMIC with matching




Amplifier: Switched MMIC



RF Amplifier: Switched MMIC

Hardware

Adds a power switch




Amplifier: Dual MMIC



RF Amplifier: Dual MMIC

Hardware

Adds another amplifier stage






Amplifier: CMOS Gate



RF Amplifier: CMOS Gate

Hardware

Class D










RF Module: SA818/DRA818

Hardware

All-in-one radio



Amplifier Bypass



Amplifier Bypass

Hardware

Connect RF synthesizer directly to output

Matching Network

Attenuation Network



Secret Content



End of the line We are done here

Go away Get Back

Dragons be here

You are not permitted to lokk beyond here

Scary Notes for the Presenter

Notes taken from the Libreoffice presentation

Here we go again!
-Dolly Parton

Outline

Discussion of ICARC FOX Transmitter by KC0JFQ

This is the culmination of a series of transmitters, with the goal of being easily configured for any style of fox hunting event.

ICARC currently has 12 of the latest revision transmitters.

Another 6 are being built as of early March 2025.

Latest hardware effort is complete. The 102-73181-10 design is stable.

Software development is still active, adding features and removing obscure little bugs.

Current revision, when this was last updated, is V3.93.

The 102-73181-10 hardware incorporates all the features of all previous models.



The V3.93 revision incorporates all the features of all previous releases.

Successful hunt conducted with the new hardware 4/2024.

TWELVE 102-73181-10 units and we're forging more!

WORK BACKWARDS!

We'll work backwards as I think that will make life easier.

These are battery powered (of course) so battery life can be an issue. Has to last through the entire event. Don't want to be buying batteries for each event. Will talk about battery selection towards the end.

Low Pass Filter

Simple 7th order filter on motherboard.

Build as Chebyshev or elliptic.

Nominally Chebyshev (C33/C35/C37 not populated)

2M LPF uses all commercial parts.

Good performance, see measurements in the Users Guide

70cM can be built with commercial inductors.

 6M parts listed on schematic. Inductors getting large-ish, but are available.

Some may require *inventive* soldering to fit, but there should be room.

We're starting to push it at 10M (30MHz).

Inductors size becomes an issue.

RF Amp Selection

What power level do we want?

10mW to 50mW works in a small area (Hickory Hill Park). 100MW to 500mW in large area (Kent Park).

5mW or so can be obtained directly from the synthesizer output pin. 10mW to 50mW can be obtained from paralleled high speed CMOS logic gates (74LVC04).

50mW to 100mW using an MMIC (monolithic microwave integrated circuit), essentially a really fast RF transistor matched to $50\Omega.$

100mW to 1000mW from the RF transceiver module.

All require low pass filter to suppress harmonics (LPF is on the motherboard).

The RF Amp lives off of the main board. This initially was the result of having difficulty coming up with a 50mW design on the main board.

Ultimately this allowed several RF designs to percolate giving us a range of output powers.

SI5351 slide

Pick one and it will likely be obsolete next year :-(

ICS525 and ICS307 were used in early units, none are available any longer (they kinda sucked anyway...).

Switch to SI5351 in the 102-73181-5. It is in production and far more flexible (i.e. programmable) than the ICS525/ICS307. Can hit all the 2M frequencies. Frequency calculation a bit involved, but the register values are pre-calculated with the resulting values saved in program flash in the Fox Transmitter System.

A frequency counter is useful when generating register patterns for the SI5351! (i.e. check your work).

SA818/DRA818 is a low-cost (<\$15.00) RF transceiver module. Output 500mW or 1000mW. We program this with very simple ASCII text string. (most seem to be way less than 500mW).

A utility was produced to calculate the register values for the SI5351 multisynth. Small table in zNEO flash, we can load anything through the serial port (or from FRAM).

The SI5351 also lets us operate in the VHF portion of the spectrum. The SI5351 has two high resolution synthesizers that sit between the reference oscillator and the output.

The first controls the VCO and the second is between the VCO and the output. There is an integer divisor, R1..R3, that is set ti 1 for VHF that we, in effect, don't use.

VCO is caqpable of operation between 600MHz and 900MHz. For VHF we drive the VCO at an integer multiple of the center frequency. The second synthesizer can then be set to an integer divisor to limit the jitter. par Since we are running

FM an are pushing and pulling the reference crystal, the jitter introduced by the first synthesizer is inconsequential.

Control System Selection

Large universe of SOC devices to choose from.

I detest most Harvard architecture designs. These are where the program memory and data memory are on seperate busses and in seperate address spaces. They make writing code in C a royal PITA (the small PIC processors are in this class).

The ZiLOG ZNEO is what I settled on. This device Implements a Harvard bus architecture with a VonNeumann address space. Split instruction and data (i.e. seperate program FLASH and data RAM datapath). This allows for for access concurrency (advantage of the Harvard architecture), with an instruction set that doesn't access these two spaces with different instructions (VonNeumann address space is compiler-friendly).

The ZNEO selection is an outgrowth of the RIME/REASON GSE that started out life using a ZiLOG eZ8 processor (pure Harvard architecture). Software was getting too complex when dealing with Harvard-isms. This forced a change to ZNEO mid-stream (chip pinouts on the eZ8 matched the ZNEO saving circuit board rework).

All the 73161/73181 Fox Transmitter systems use the ZNEO.

The 102-73181-10 revision changes zNEO packages (now a 64 pin LCC) due to availability.

zNEO block diagram

The ZNEO has 128KB of program flash and 4KB of data RAM (currently the control program is over 100K!).

ZiLOG provides development tools: c-compiler and linker and a low-cost programming device (ethernet connection to host). The build environment is hosted on a Linux box (using WINE).

External to the ZNEO are two serial memory devices, one FRAM and one FLASH. The operating schedule (commands) is in FRAM (easy/fast to change, but \$\$.\$\$) and the audio clips are in FLASH (large device for less than \$1.00).

These two device live on the zNEO SPI bus. The ZNEO provides the bus controller that is used to access these two devices.

Clock chip uses a 32,768Hz oscillator and a 15+32 bit counter. 15 bit counter divides the 32KHz to 1HZ and the 32 bit counter counts seconds from some epoch. Backup battery (coin cell) is charged by the main battery at a verrrrry low rate (less than 1uA). Main battery keeps backup cell from discharging. Clock allows set & forget Foxhunt setup!

Power Conditioning

The system is powered by a six to twelve cell battery pack. Nominally a 6-cell AAA pack that fits in the housing. A rechargeable pack could also be used (lithium chemistry, if you can find one that fits).

A switch mode converter is used to produce the main 5V rail to minimize heat and wasted battery power (efficiency north of 90Device VR1 must be selected to supply adequate power to the RF daughterboard (DRA818 is a power pig).

A current sense circuit (Q2/R55) measures current from the battery, and voltage (R35/R36) at the battery. There is an additional voltage sense on the 5V rail (R62/R63).

3.3V for the ZNEO is provided by a low-cost low-dropout linear regulator (VR2). ZNEO is the primary load on the 3.3V rail. Logic gates on the motherboard are also powered by the 3.3V rail.

The RF daughterboard receives the regulated 5V rail and the raw battery voltage (both are switched). RF section is powered only during transmit.

The SA818/DRA818 take forever to wake up following application of power.

Rechargeable batteries require charging. Lithium cells require more sophisticated chargers (\$\$\$). Primary cells, although more expensize in the long run, are quite a bit more convenient when dealing with multiple units.

Serial Communications

Connection to a host system (for FRAM/FLASH programming) is provided using one of the ZNEO serial ports (UART1).

This control port may be implemented as a USB serial port (J5) or a simple buffered Tx/Rx pair (J4). USB uses the FTDI FT232RL device. Use a USB to serial converter cable to connect to the buffered port (lower cost, easier to use).

A second serial port is buffered and routed to the daughterboard. This second serial port is dedicated to controlling the daughterboard (i.e. the SA818/DRA818 or an external tranceiver).

There was a network time function that appeared on previous models, it has been deprecated (never used it in the field). UART0 talks to SA818/DRA818. The 3.5mm port on motherboard (that was the network time function previously) now accesses UART1. Setup is much faster when you don't have to open the case! FTDI cable: TTL-232R-3V3-AJ

Ultimately, I dropped the USB port and moved the control port over to the externally accessible 3.5mm TRS jack. Earlier units required the case be open to access the USB conenctor and each unit then has a unique serial port *address* on the host machine. Clock setting was a bit too involved for my liking so now all I need is that FTDI cable (one address on the host) and only open the unit to change the battery or update the zNEO firmware.

TOY Clock

Time synchronization makes use of a TOY (time of year) clock. U8 is a 32 bit counter that ticks at a 1 second rate. Software reads clock at startup, copying it to the system time and then maintains the system time (also a 32 bit integer).

The string of parts on the left keep the backup battery charged from the main battery. R60/DZ1 form a crude 4V regulator. Using the 4V net, R61 limits charge current and D6 isolates the backup battery from the main battery. Should be less than 1uA or charge current to the backup battery.

Operating schedules rely on the time from the TOY clock. So the TOY would normally be set the night before. Uncorrected drift is limited to a few seconds per day. All the TOY clocks are synchronized, so no additional synchronization is required at the fox hunt! Turn on the transmitter, listen for the alive message, and you're free to move on to the dropping the next station.

The DS1672 is pretty much the only binary clock that seems to be available. All the others are y-m-dTh:m:s designs. All modern O/S use binary internally so why don't we see more binary clocks?

The y-m-dTh:m:s clocks require retranslation either way. The binary clock simplifies operations in the Fox Transmitter. All we do is read the DS1672 saving the 32 bit value directly into the system time field.

We do attempt to get the time set to the millisecond level. When setting the Fox Time atfter reset, we repeat the read until the seconds field rolls over. This gets sub-seconds in the transmitter *close* (like in the 10's of milliseconds).

On the host side, we do something similar. Here we wait for sub-seconds to hit zero before sending the time update message.

We end up with the tie in all the fox transmitters reasonably close. This allows for some interesting operating modes.

Audio Modulation

The ZNEO provides for two methods of supplying audio to the RF deviation control.

One is a simple square wave from a programmable clock/timer source in the ZNEO. This tone is gated through a buffer (U10) to allow for simple on-off control using a single port bit (this is the CW audio tone generator). The TONE_ENABLE signal is also used in other parts of the circuit, so it's not quite overkill.

A PWM controller (a single pin that is not shown) in the ZNEO may also be used to control the transmitter deviation.

The data stream to control the PWM channel is stored in the FLASH device. Byte samples are read from the FLASH and written to the upper 8 bits of the PWM register. Sample rate is controlled by setting the SPI clock rate. Latest software deals with rates of 4K, 5K, 8K, 10K, and 16K samples/second (we normally use a sample rate of 4KHz in the ICARC transmitters).

RF Modulation

The reference clock for the SI5351 come from a low- cost crystal (20MHz same as the zNEO crystal). The load capacitors on the crystal are varactor diodes (i.e. voltage controlled capacitors or PIN diodes). The deviation control signal reverse biases the diodes which affects the junction capacitance thereby pushing and pulling the crystal frequency.

The SI5351 PLL chases the (varying) reference clock (X5) producing the FM modulation of the carrier. The output of the SI5351 is fed to the daughterboard for further amplification.

One output channel is raw from the SI5351.

The second output channel is buffered and level shifted to 5V.

These first two channels share a connection to the RF daughterboard.

The third output channel is buffered through an LVDS driver.

RF Amplifier: MMIC

The RF amplifier, now on a daughterboard, sits above the output (low pass) filter on the motherboard.

One connector (DB\$1 is not shown) provides switched power from the main board, both the regulated 5V rail (from the SMPS) and the unregulated (raw) battery voltage.

The RF daughterboard sits above the output filter on the motherboard.

One connector (DB\$1 is not shown) provides switched power, both the regulated 5V rail and the unregulated battery voltage.

The RF comes from the motherboard (DB\$2) and is routed to the gain block through an impedance matching network (C3, C5, L2), and attenuation network (R1, R2A, R2B), and a blocking capacitor (C2).

The output of the gain block is passed through another impedance matching network (C22, C24, L3) and the back to the low pass filter on the motherboard. The antenna connector (BNC) on the motherboard sits after the LPF.

This amplifier is capable of producing over 100mW with specific MMICs when connected to the SI5351.

The power supply selection, you will note, is a resistor jumper making it difficult to change. The BIF7 device shown in the schmatic is limited to 5V operation with a fresh battery (9+ volts) having the potential to damage the device. You have to try hard to cause damage, installing a shorting block in the wrong position won't damage the amplifier.

RF Amplifier: MMIC with switch

This RF amplifier, almost identical to 103-73161-28, is used to emulate a wildlife tracker and to operate A1A. The power to the RF gain block is switched by U1. The tracker mode is enabled using the CHRP command which causes the PTT*/TX_ENA signal to be asserted only when a chirp is being sent. Quiet time between chirps does not send RF.

The transmitter may operate in A1A mode using the CONF CW command and disabling audio modulation using the FREQ 0.0 command.

The power switch (U1) is setup to soft start to limit the transient load presented to the 5V regulator on the motherboard and to soften the RF switching.

Like the other Class-C amplifiers, there are matching networks on input and ouput as well as an input attenuation network. The list of gain blocks (all are MMICs) are all 50Ω input and output. The SI5351 output can be configured as a 50Ω source

This amplifier produces from 40mW(BG15A) to over 100mW(BIF7) when connected to the SI5351.

RF Amplifier: Dual MMIC

Holy Mackerel Saphire look at the . . .

Just for fun and giggles, what happens if you stick two amplifier stages end-to-end? Will we get more gain?

Several of the MMIC devices list 21+ dB output power, thats about 150mW. Higher output levels can be obtained accompanied by a bit of distortion. Sucks for AM operation...

But we're runnin' FM!!!

Operating at 5 Volts limits our output power, but this approach seems to reliably get us up over 125 mW .

We do, however, turn into a bit of a power hog.

We keep the power switch, just like the CHiRP-ing MMIC amplifier in the previous sheet. The two stages are isolated by L5 and L15 to keep RF away from the processor.

Since these are 50Ω in and 50Ω out, no matching between stages is required. We keep the input and output matching networks.

We'll be using it with the SI5351 that presents an 85Ω source impedance, so the input matching network is used. The output 50Ω impedance matches the low pass filter and antenna so requires no additional matching.

RF Amplifier: CMOS Gates

This RF daughterboard uses the LVDS channel that is provided on the 102-73181-10 motherboard.

It is a simple class-D amplifier that uses a high speed CMOS buffer as an amplifier. The 74LVC gates are all powered from the 5V rail (to slightly increase power). There is a level shifting network between the LVDS receiver and the first 74LVC gate (R6, R7).

The 74LVC1G04 gate is carefully chosen for very low propagation delay (try a Diodes Incorporated 74LVC1G04W5-7) as we operate the gate at 150MHz, at the very edge of its performance envelope. Signals out of the 74LVC1G04 exhibit poor rise times, but this reduces higher order harmonics, which is to our advantage.

RF Amplifier: SA818

The SA818/DRA818 walkie-talkie module is an almost complete radio subsystem. Implementing both transmit and receive, we use only the transmit function. This module requires only a low-pass filter on its antenna pin (provided on the motherboard) to be fully functional.

We remove power from the daughterboard between message transmission to reduce power. The module takes about $1000\ \text{to}\ 1500\ \text{mSec}$ to wake-up when powered.

System power draw is typically just above 300mA from the battery during transmit.

The SA818/DRA818 can be programmed for almost any frequency.

At the 100mW power level, the MMIC amplifiers offer considerably lower operating power.

The SA818 can operate at 5 volts (DRA818 seems to be limited to 4.2V). Does this mean the SA818 will peroduce a bit more power?

RF Amplifier: Bypass

The synthesizer output may be run naked, right out to the antenna through the low pass filter on the motherboard using this board.

The board has an impedance matching section and an attenuator section, either of which may be bypassed.

The board also has a 5V monitor LED that can be useful in debugging hardware issues and for software development.

Due to the way RF is managed, the wildlife tracker and A1A operation is not possible with this daughterboard.

The matching network is shown here as a 0Ω resistor, which is not optimal for the SI5351.

Install the 10 pF in the C1 position and 47 nH in the L1 positionfor optimum power output. These are the same parts as seen on the MMIC amplifiers .